Oasys : Home Page

Oasys Introduces Chip Synthesis

Oasys Adds VHDL and Multi-Mode Support
Oasys Design Systems Adds VHDL Support to RealTime Designer Latest Release of Chip Synthesis Software Includes Multi-Mode Fe...
STARC Validates Claims
STARC Validates Claims From Oasys Design Sytems on Speed, Capacity, Results RealTime Designer chip synthesis consistently...
In The Press
Chip Design Magazine - Can New Synthesis Tool Streamline 50M Gate Design?EETimes - Startup Oasys debuts reatime Designer synt...
Revolutionizes Synthesis
Oasys Design Systems Revolutionizes Synthesis for 20M+ Gate Designs Chip Synthesis concept attracts EDA vetera...

RealTime Designer produces better results than competitive tools and in a fraction of the time

Yoshio Inoue, Renesas Technology Corp.

John Cooley's DAC report is out. Read the section about Oasys.	Read Bryon Moyer's article on Oasys RealTime Designer in IC Design and Verification Journal.

Chip synthesis solves the synthesis-to-P&R correlation problem. Read more	An Oasys Grows in the EDA landscape. Read the article by Gabe Moretti
See the DAC video	Read the summary of the white paper on Oasys RealTime Designer, or download the PDF.